Regviz

Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B420F2048IQ100 /SDIO /CFGPRESETVAL1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFGPRESETVAL1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series1/EFM32GG11B/EFM32GG11B420F2048IQ100/SDIO/CFGPRESETVAL1#0x0

31282724232019161512118743000000000000000000000000000000000000000000HSPSDCLKFREQ0 (HSPCLKGENEN)HSPCLKGENEN0HSPDRVST0SDR12SDCLKFREQ0 (SDR12CLKGENEN)SDR12CLKGENEN0SDR12DRVST

Description

Core Configuration Preset Value 1

Fields

HSPSDCLKFREQ

High Speed SD_CLK Frequency
HSPCLKGENEN

High Speed SD_CLK Gen Enable
HSPDRVST

High Speed SD Drive Strength
SDR12SDCLKFREQ

Preset Value for SDR12 Speed of SD_CLK
SDR12CLKGENEN

SDR12 Speed Clock Gen Enable
SDR12DRVST

SDR12 Speed Drive Strength

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data